

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/687,294	10/16/2003		Edward C. Cooney III	BUR920010156	7534	
24241	7590	03/17/2005		EXAMINER		
IBM MICR			CHEN, KIN CHAN			
INTELLECTUAL PROPERTY LAW 1000 RIVER STREET				ART UNIT	PAPER NUMBER	
972 E				1765		
ESSEX JUN	ICTION,	VT 05452		DATE MAILED: 03/17/2009	DATE MAILED: 03/17/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

•	Application No.	Applicant(s)						
065	10/687,294	COONEY ET AL.						
Office Action Summary	Examiner	Art Unit						
	Kin-Chan Chen	1765						
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 2 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1) Responsive to communication(s) filed on								
2a) ☐ This action is <b>FINAL</b> . 2b) ☐ This	action is non-final.							
3) Since this application is in condition for allowar	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Disposition of Claims								
4)⊠ Claim(s) <u>15-20</u> is/are pending in the application.								
4a) Of the above claim(s) is/are withdrawn from consideration.								
5)⊠ Claim(s) <u>15-20</u> is/are allowed.								
6)☐ Claim(s) is/are rejected.								
7) Claim(s) is/are objected to.	7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/o	r election requirement.							
Application Papers								
9)⊠ The specification is objected to by the Examine	r. ·							
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority under 35 U.S.C. § 119								
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:								
1. Certified copies of the priority documents have been received.								
2. Certified copies of the priority documents have been received in Application No								
3. Copies of the certified copies of the priority documents have been received in this National Stage								
application from the International Bureau (PCT Rule 17.2(a)).								
* See the attached detailed Office action for a list of the certified copies not received.								
Amakanawa)								
Attachment(s)  1) Notice of References Cited (PTO-892)	4) Interview Summary	(PTO 412)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date								
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 101603.	5) Notice of Informal Page 6) Other:	atent Application (PTO-152)						
Faper No(s)/Mail Date 10/1003.  6) Uther:								

Application/Control Number: 10/687,294 Page 2

Art Unit: 1765

## **DETAILED ACTION**

This application is in condition for allowance except for the following formal matters:

## Specification

The disclosure is objected to because of the following informalities:

- 1. Updating the status of U.S. Application No. 10/248,452 on page 1 of the specification is required.
- 2. [0004] line 1, "BEOL (back end of the semiconductor processing", some words are missing.
  - 3. Definitions for acronym "POR" are not consistent.

For examples: [0005] line 4, "POR (process of record back-end-of line)";

[0070] line 2, "POR (process of record)".

**4.** Definitions for acronym "BEOL" are not consistent.

For examples: [0070] lines 2-3, back end of the line (BEOL).

[0072] lines 3-4, BEOL (front-end-of-line).

[0081] line 2, BEOL (front-end-of-line).

[0103] line 2, BEOL (back end of a processing line).

Appropriate correction is required.

Prosecution on the merits is closed in accordance with the practice under *Ex* parte Quayle, 1935 C.D. 11, 453 O.G. 213.

A shortened statutory period for reply to this action is set to expire **TWO**MONTHS from the mailing date of this letter.

Claims 15-20 are allowed.

The following is an examiner's statement of reasons for allowance:

The preamble of claim 15 provides structure and required elements such as : a method of **reworking interconnection layers** above logical and functional layers. The interconnection layers comprise an upper insulator layer above a lower insulator layer and electrical wiring. The lower insulator layer has a lower dielectric constant than that of the upper insulator layer. Therefore, the examiner interprets the preamble as a limitation of the instant claim.

The references of record do not teach or suggest a method of **reworking interconnection layers** above logical and functional layers. The lower insulator layer
has a lower dielectric constant than that of the upper insulator layer. Removing a first
electrical wiring and a first lower insulator of the first interconnection layer that does not
affect a second upper insulator of a second interconnect positioned immediately below.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Application/Control Number: 10/687,294 Page 4

Art Unit: 1765

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kin-Chan Chen whose telephone number is (571) 272-1461. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nadine Norton can be reached on (571) 272-1465. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

March 11, 2005

Kin-Chan Chen Primary Examiner Art Unit 1765

K-C C